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Abstract The adaptive computationally-scalable motion esti-
mation algorithm and its hardware implementation allow the
H.264/AVC encoder to achieve efficiencies close to optimal in
real-time conditions. Particularly, the search algorithm
achieves results close to optimum even if the number of search
points assigned to macroblocks is strongly limited and varies
with time. The architecture implementing the algorithm devel-
oped and reported previously takes at least 674 clock cycles to
interpolate and load reference area, and the number cannot be
decreased without decreasing the search range. This paper
proposes some optimizations of the architecture to increase
the maximal throughput achieved by the motion estimation
system even four times. Firstly, the chroma interpolation fol-
lows the search process, whereas the luma interpolation pre-
cedes it. Secondly, the luma interpolator computes 128 instead
of 64 samples per each clock cycle. Thirdly, the number of on-
chip memories keeping interpolated reference area is in-
creased accordingly to 128. Fourthly, somemodules previous-
ly working at the base frequency are redesigned to operate at
the doubled clock. Since the on-chip memories do not store
fractional-pel chroma samples, their joint size is reduced from
160.44 to 104.44 kB. Additional savings in the memory size
are achieved by the sequential processing of two reference-
picture areas for each macroblock. The architecture is verified
in the real-time FPGA hardware encoder. Synthesis
results show that the updated architecture can support
2160p@30fps encoding for 0.13 μm TSMC technology with
a small increase in hardware resources and some losses in the
compression efficiency. The efficiency is improved when pro-
cessing smaller resolutions.
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1 Introduction
The motion estimation (ME) is the most computationally-
intensive part of video encoders. It allows high compression
efficiencies by exploiting temporal redundancy between suc-
cessive pictures. The ME aims to find the best matching be-
tween the block from the currently-coded picture and
previously-coded ones. TheME algorithmmust search a num-
ber of possible candidate blocks in the reference picture. Their
displacement from the position of the block in the current
picture is signaled by motion vectors (MVs).
The ability to adapt the search path (series of MVs) to local
statistics allows compression-efficient coding with a small
number of checked MVs [1–4]. Furthermore, the selection
between different search strategies makes the estimation more
robust for different motion activities [5, 6]. On the other hand,
hardware architectures usually apply the full search (FS) due
to its regularity [7–15]. This approach involves a great amount
of hardware resources when the high throughput and the wide
search range are required. Moreover, the number of clock
cycles utilized for each macroblock is difficult to scale. The
design described in [13] reduces hardware resources and has
the wide search range [-128,128). However, it can densely
check only MVs around the predictor, and assumed access
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to external memories is highly inefficient on account of short
bursts and subsampling. Some architectures [16, 17] supports
Diamond Search and Cross Search. Although the number of
checked MVs is reduced, the resource consumption is still
significant and the implemented search patters are not efficient
in the case of high motion activity. Separate macroblock
stages for integer-pel and fractional-pel ME used in the refer-
enced designs force the encoder to select the best inter mode
based on the simplified cost function such as Sum of Absolute
(Transformed) Differences (SA(T)D). The computationally-
scalable solution was proposed in [18]. The scaling is achieved
by limiting the search range and skipping smaller block sizes.
The number of clock cycles can vary strongly, which makes it
difficult to apply in the macroblock-pipelined encoder.
Moreover, the throughput is limited to 720p videos.
In our previous work [19], the adaptive computationally-
scalable motion estimation architecture was proposed for
H.264/AVC [20]. The architecture applies the unconventional
dataflow, which removes constraints on the number, the order,
and the fractional accuracy of MVs. As a consequence, it can
employ different search strategies (e.g., Diamond Search and
Three Step Search) to achieve near optimal results using a
small number of MVs. Furthermore, the design is computa-
tionally scalable, i.e., it allows the tradeoff between the num-
ber of utilized MVs and the compression efficiency. Although
the architecture can achieve near optimal results with a small
number of checked MVs, the limitation on the throughput
results from the interpolation and the loading of reference
and interpolated samples to on-chip memories before the
search process. In particular, at least 674 base-clock cycles
are required for each macroblock. The throughput can be in-
creased by using several ME processing paths. However, the
hardware cost could be unacceptable.
This paper describes optimizations of the adaptive
computationally-scalable ME architecture [19]. They break
the previous limitation on the number of clock cycles,
allowing the architecture to increase the throughput four times
at a relatively small increase in hardware resources and some
losses in the compression efficiency. The higher throughput is
achieved by a number of optimizations. Firstly, the chroma
interpolation follows the search process, whereas the luma
interpolation still precedes it. Secondly, the new version ap-
plies additional pipelining of some modules to operate at the
doubled clock. Thirdly, the luma interpolator computes
128 instead of 64 samples per each clock cycle. The
number of on-chip memories in the compensator is in-
creased from 64 to 128. The total capacity of on-chip
memories is reduced from 160.44 to 104.44 kB despite
of the fact that the coarse-level memory is increased
from 32 to 64 kB to process 2160p sequences. Moreover,
the support for two reference pictures does not increases the
capacity due to the sequential processing of two search areas
for each macroblock.
The rest of the paper is organized as follows.
Section 2 reviews the previous version of the adaptive
computationally-scalable ME architecture. Section 3 presents
optimizations introduced in the new version. In Section 4,
implementation results are provided. The paper is concluded
in Section 5.
2 Previous Version of the Architecture
The architecture before optimizations can support real-time
coding with quarter-pel MV accuracy and one reference pic-
ture (RP) for 1080p@30fps at 200MHz clock. The processing
with two RPs requires a higher frequency or the resolution
decreased to 720p@30fps. The block diagram of theME system
is presented in Fig. 1. The system is composed of the MV
generator, the compensator with the buffer for reference and
original data, the coarse FS estimator, and the interpolator.
Modules communicate with the encoder controller, the external
memory controller, the intra predictor [21], and the residual
buffer.
The system employs two-level hierarchical ME procedure.
At the first stage, the coarse FS estimator performs FS on the
wide search area subsampled with 16:1 ratio. To reduce the
noise influence on initial MV accuracy, each sample of the
coarse search area is obtained by averaging of 16 luma sam-
ples of the current and reference picture. Coarse FS is per-
formed only for 16×16 macroblocks by using their 4×4 rep-
resentations. When the coarse FS process is completed, the
interpolator computes fine-search-area samples with the
quarter-pel precision within the [−8, 8) range in both dimen-
sions around the initial MVobtained from the coarse FS. The
interpolator reads 40×40 reference luma samples and corre-
sponding chroma ones from the external memory. Thus, 2400
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Figure 1 Motion estimation system architecture.
392 J Sign Process Syst (2016) 82:391–402
format is 4:2:0. In each base-clock cycle, 128 samples are
loaded into the fine-search-area buffer in the compensator.
As the buffer consists of 64 memory modules with the one-
sample data width, writing is performed at the doubled clock
rate.
The ME system applies three macroblock-level pipeline
stages. The first stage is the coarse FS estimator. The second
one interpolates and loads original and reference samples into
the fine-search-area buffer. The third stage embeds the MV
generator and the compensator that reads samples from the
buffer. The MV generator follows successive steps of the
Multi-Path-Search algorithm [6, 19] and determines MVs to
check. Based on the MVs, the compensator computes resid-
uals and SADs for 16×16 luma block and its partitions. SAD
is fed to the MV generator selecting ME algorithm branches.
The compensator also supports intra modes. Particularly, an
intra prediction is first written to the buffer while coding a
macroblock. Then, intra residuals are computed in the same
way as for inter modes. The ME system also supports com-
putations for all three chroma formats. When the final macro-
block mode is inter, the MV generator takes final MVs for
macroblock partitions, forward them to the compensator with
chroma indicators, and switches to the next macroblock.
Multi-Path Search utilizes spatial correlations between
MVs of neighboring macroblocks and fast search strat-
egies. At the beginning, it checks some MVs inferred from
neighbouring macroblocks (including median prediction) and
zero-MV. In the second phase, either Diamond Search or
Three Step Search is executed when the motion activity of
neighboring macroblocks is low or high, respectively.
Subsequently, Three Step Search is performed around each
MV analyzed at the first phase. The subpixel estimation
around the best MV found so far is performed at the third
phase. After that, fast full search is executed until the number
of clock cycles assigned to a macroblock is not utilized.
However, the search can also be terminated earlier. The eval-
uation of successive MVs is performed for 16×16 luma
blocks. Up to eight best results are buffered and forwarded
to the reconstruction loop and the rate-distortion analysis.
The final macroblock mode can include block contributions
computed for different MVs.
3 Optimizations
In the ME architecture described in Section 2, the main prob-
lem is the limited throughput of the interpolator and the write
speed to the buffer in the compensator. In particular, the output
stage of the interpolator and the write stage of the compensator
operate at the doubled frequency. In spite of this enhancement,
the number of base-clock cycles taken to transfer integer-pel
and interpolated samples from the interpolator to the buffer is
at least 674 for one macroblock. Additional cycles are taken to
write intra predictions. The direct increase of the frequency is
not possible as critical paths are located at the interface be-
tween the two modules. Therefore, to decrease the number of
clock cycles, the architecture is redesigned.
Following subsections describe optimization details intro-
duced at the ME system level and in three modules: the coarse
estimator, the interpolator, and the compensator. TheMV gen-
erator remains almost unchanged compared to the previous
version. Since the adaptation of the memory access controller
to the higher frequency is straightforward, its description is
omitted.
3.1 ME System Level
In terms of the ME system, two main modifications are intro-
duced in the architecture. The first modification consists in the
use of the separate chroma interpolator embedded in the pro-
cessing path of the compensator. As a consequence, the inter-
polator preceding the compensator operates only on luma
samples. The number of clock cycles utilized by the luma
interpolation is decreased three times compared to the case
when all components are processed sequentially. However,
not-interpolated chroma samples still have to be written into
the buffer with an alternative way. They are transferred
through the same path as original samples. Particularly, the
path allows the parallelism of eight samples per clock cycle.
Higher throughputs are possible provided that a wider band-
width to the external memory is available.
The second modification introduced to the ME architecture
consists in the doubled parallelism at the interface between the
luma interpolator and the compensator: from 64 to 128. To
balance the increased throughput of the interface, the working
frequency of preceding modules (the luma interpolator and the
memory access controller) is doubled. Also, the coarse esti-
mator operates at the increased frequency providing the same
results with a smaller number of base-clock cycles.
The two design modifications described above lead to the
reduction of the minimal number of clock cycles required to
process one macroblock. In particular, the number of doubled-
clock cycles taken to write to the buffer in the compensator is
322 (390 for 4:2:2) and includes:
& interpolated luma samples written in 156 cycles (4
stripes×(32 stripe length+7-sample extension/stripe)),
& original samples written in 64 cycles (2 stripes×16 col-
umns for luma and 2 components×2 stripes×8 columns
for chroma 4:2:2),
& reference chroma samples written in 102 and 170 cycles
for 4:2:0 and 4:2:2 formats, respectively (2 components×
17 stripe length×3 (or 5) stripes).
The interpolator produces four stripes from five input
stripes due to the vertical extension. Valid samples are released
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after the first stripe is processed. Particularly, they start to
appear with the delay of 46 cycles (40-cycles for the stripe
processing and 6 cycles due to the pipeline). The delay does
not negatively affect the throughput since other original pixels
and reference chroma samples are written meantime.
All writes are performed with stripes of the eight-sample
height, as shown in Fig. 2. The number of doubled-clock
cycles is less than 400. Therefore, the frequency of 200
(400) MHz for the base clock (the doubled clock) is sufficient
to satisfy requirements on write cycles while encoding
2160p@30fps video. The writing of intra modes is performed
in parallel with original and reference chroma samples. Hence,
no additional cycles are required.
In the computationally-scalable architecture, the number of
checked motion vectors is limited by the number of clock
cycles assigned to a macroblock. The evaluation reported in
[19] proved that Multi Path Search achieves the compression
efficiency close to the optimal for about 50 checked MVs
corresponding to 200 base-clock cycles. Additional clock cy-
cles are taken to compute residuals for intra predictions. For
example, four intra 16×16 and nine 8×8 modes require 16
and 36 clock cycles, respectively. Four chroma predictions
computed for a macroblock coded with the intra mode take
32 cycles. Even when skipping intra 4×4 predictions and
neglecting the delay of the reconstruction loop, the total num-
ber of clock cycles exceeds 200 available for the 2160p@30fps
video. On the other hand, 1080p@60fps can be supported
since 400 clock cycles are available. The support for
2160p@30fps requires the computation scaling, i.e., less
MVs and intra modes can be checked. The scaling can be
sufficient if a part of intra 8×8 modes is checked, plane modes
are skipped, and the MV number is decreased to 40. This
limitation involves losses in the compression efficiency.
Due to the delay between the generation of a MV and
obtaining the corresponding SAD (see Subsection 3.4), the
generation continuity is interrupted between successive steps
of the search algorithm. Particularly, SAD for all SPs in one
step must be obtained to find the best search centre for the
following step. This dependence introduces time slots when
inter predictions are not processed at particular stages of the
pipeline. The slots are utilized to process intra modes, for both
luma and chroma. When the macroblock mode selected for
luma is inter, correspondingMVs are used to compute chroma
residuals. If the mode decision involves a significant delay, the
number of checked MVs should be decreased.
The previous version of the architecture increases the size
of on-chip memories to support two RPs. The new version
does not require the increase due to a modified dataflow.
When two reference pictures are used, their fine search areas
are fetched and checked sequentially. While the motion esti-
mation and compensation is performed for the first reference
picture, the search area for the second is fetched from external
memories, interpolated, and written to buffers in the compen-
sator. When all these operations are finished, the second refer-
ence picture is checked, while data for the next macroblock are
fetched. The sequential processing for two RP decreases the
maximal throughput by half compared to the case for one RP.
3.2 Coarse Estimator
The dataflow of the coarse FS module is depicted in Fig. 3.
The module embeds 16 memories each of which keeps one
coarse sample per each 4×4 block. Their capacity is selected
to keep 16 macroblock lines. Two lines are dedicated to the
current-picture data whereas the remaining to the RP data. 10
and 4 lines are assigned to the first and the second RP, respec-
tively. At the beginning of each inter-picture coding, the mem-
ories are initialized with reference coarse-picture lines until
the associated subspace is filled with up to 14 macroblock
lines. Then, one current-picture line is read in. When one
current-picture line is analyzed, the following is read in ac-
cording to the ping-pong scheme. Similarly, the RP lines are
exchanged when they are outside the top boundary of the
coarse search area. If the coarse data are loaded, FS is started
for successive macroblocks.
At the beginning of the macroblock processing, the
current-picture macroblock representation is loaded to regis-
ters. Then, the search engine reads reference representations
for successive search points (SPs). They correspond to actual















Figure 2 Division into stripes for reference samples: a luma; b chroma.
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read reference samples are subtracted from corresponding
original values, and absolute values are forwarded to the adder
tree. The addition result, which is the coarse-level SAD, is
increased by the SP cost reflecting estimated rate of MV com-
ponents. Then, such a total cost is compared with the currently
minimal one. If the new cost is smaller, it becomes the cur-
rently minimal one. If two RPs are used, the processing for the
second follows that for the first. Two separate coarse-level
MVs are obtained for one macroblock.
As analyzed in Subsection 3.1, the minimal number of
doubled-clock cycles assigned to a macroblock for one RP is
400. This number is sufficient to check coarse SPs in the range
of [−10; 10]×[−9; 9], which corresponds to the range of [−40;
40]×[−36; 36] at the fine level. If more clock cycles are avail-
able, the range can be extended. For example, the coarse-level
range of [−14; 14]×[−13; 13] is achieved when the number of
cycles is doubled. The impact of the range limitation on the
compression efficiency is noticeable only for sequences with a
high motion activity. However, losses in the compression ef-
ficiency are below 0.01 dB (tests for 1080p sequences used in
Subsection 4.2). Since the range of the second RP is limited
vertically (+/−4), the operation at the minimal number of clock
cycles assigned to each RP does not affect the search result.
Generally, the dataflow of the new version of the coarse
estimator remains the same as in the previous version.
However, there are two main differences which shorten criti-
cal paths. Firstly, an additional pipeline stage is inserted.
Additional registers are coloured gray in Fig. 3. Secondly,
the SP generation is simplified. Particularly, the generation is
performed always using the ring search pattern without skip-
ping SPs falling outside the available search range (e.g.,
picture/slice boundaries). Although comparators checking
the search range are still used, they are removed from the
generation subcircuit. If a SP falls outside, it is marked as
invalid and is not taken into account at the final stage to select
the best SP. Since skipping of SPs requires much less clock
cycles than the interpolation for a macroblock, the modifica-
tion has no impact on the result of the coarse estimation.
3.3 Luma Interpolator
The architecture of the new version of the interpolator is
depicted in Fig. 4. Labels assigned to fractional positions are
explained in Fig. 5. The module accepts the column of eight
luma samples in a clock cycle. As a consequence, 128 samples
are produced in each clock cycle (16-times more than at the
input). Computations of sub-pel positions for chroma
components are shifted to the following macroblock-
level stage in the compensator. As a consequence, the
interpolator supporting only the luma component is sim-
plified. Particularly, two fractional bits are removed from
each register keeping a sample. The two bits were
indispensible to represent interpolated chroma at odd integer
positions.
The interpolator embeds the memory for the vertical exten-
sion of processed columns (the convolution involves the ex-
tension). The memory works as the 40-cycle delay register
(DLY), which corresponds to the width of the input reference
area. The data width is adjusted to match six samples. Samples
read from the memory (previous/upper eight-sample row) and
from the interpolator input registers (current eight-sample
row) are forwarded to integer-pel pipeline registers (G) and
vertical interpolators. Due to the extension (two references
above and three below), eight vertical interpolators refer to
13 of these samples to compute the column of eight half-pel
samples. As the vertical extension is no longer neces-
sary (except the one-sample extension at the bottom),
the number of following pipeline registers is reduced.
The pipeline carries integer-pel and half-pel samples ar-
ranged into nine- or eight- sample columns. Horizontal
half-pel interpolations refer to samples at successive
stages. The interpolator embeds eight or nine filter cores
for each of three half-pel positions (horizontal, vertical,
and horizontal-vertical). The computation of quarter-pel
samples is performed at the second-last stage. In particular,
quarter-pel samples are obtained by the addition of relevant

























16 samplesFigure 3 Architecture of the
coarse FS estimator. Additional
registers are colored grey.
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Compared to the previous version, all stages operate at the
doubled clock and the output stage is extended to process 128
samples. To enable higher frequencies, two main modifica-
tions are introduced. Firstly, reconfiguration multiplexers for
chroma are removed. Secondly, half-pel filter cores are
pipelined using two stages as shown in Fig. 6. In horizontal
and vertical filters (b and h paths in Fig. 6a), the pipelining
introduce the delay of one clock cycle. On the other hand, the
second-level filter assigned to j positions (see Fig. 6b) does
not introduce an additional delay. This stems from the fact that
the value kept in the intermediate register is computed one
cycle earlier. As a consequence, timing dependencies between
half-pel paths (b, h, and j) remain unchanged compared to the
previous version of the architecture. If the j path was delayed
by the filter, the remaining paths would be extended by
appending an additional register stage. The number of pipeline
stages of the interpolator is the same as in the previous version.
Although vertical and horizontal half-pel filters increase the
delay by one cycle, one register stage used to interpolate odd
chroma positions at the input is removed. Since the module
operates at the doubled clock, its latency is decreased by
half.
The filter cores do not embed rounding adders. Instead,
three input adders in the vertical interpolators have the carry
input at the least significant bit set to logic one. This is equiv-
alent to adding 0.5 to each input argument.
In the previous version, the output stage embeds multi-
plexers to compute two fractional-pel positions in each base-
clock cycle. As the new version applies the doubled clock to
all stages, the two fractional-pel positions are computed simul-
taneously. Therefore, the number of samples computed in one
clock cycle increases from 64 to 128. Samples computed in
even and odd cycles in the previous version are now assigned
to separate 8×8 output blocks (see Fig. 4b). Each block con-
sists of eight eight-sample columns, and each column corre-
sponds to one fractional-pel position. Figure 7 shows which
samples appear at the output interface in some cycles. In suc-
cessive clock cycles, eight-sample columns within blocks are
rotated to provide different fractional-pel positions to each
output column. Apart from the block parallelism, the order
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Figure 4 Architecture of the interpolator: a pipeline with half-pel filters; b output stage with quarter-pel filters.
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Figure 5 Fractional position labels and indices in the RP domain.
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3.4 Compensator
The architecture of the compensator is shown in Fig. 8. The
module employs seven pipeline stages and processes one 8×8
block per clock cycle. First three stages work at doubled clock
frequency. The first stage is composed of 128 memories able
to store two fractional-pel luma subspaces in the range of [−8,
8). Additionally, the memories store not-interpolated reference
chroma samples and intra predictions. The subspaces are
switched between write and read ports in the ping-pong ar-
rangement for inter modes. Each memory stores every eighth
sample both in the horizontal and vertical dimension.
Reference and original data are read from the memories in
the alternating way. The third stage shifts cyclically reference
samples between positions in both dimensions to support all
MVs. An example of this operation is illustrated in Fig. 9. The
residuals are computed in the following stage. They are output
through an 8×8 sample interface at the fifth stage that is
clocked with the main clock. The following stages compute
SADs for 8×8 blocks (ABS and adder tree) and accumulate
them for 16×16 luma predictions (ACC). The accumulated
SADs are used by the MV generator to determine the best
MV at a given processing step. Eight best 16×16 modes
(intra/inter, different MV/directions) are collected based on
accumulated SADs in the rank list. If a mode is forwarded to
the rate-distortion analysis, it is removed from the rank list.
The joint memory capacity in the compensator is reduced
in the new version of the architecture since interpolated chro-
ma is not stored. In particular, each interpolated component
requires 32 kB. In the previous version, the capacity of 32 kB
is also used to store intra predictions for four different QP
(4×4 and 8×8 intra modes) and original samples for
two macroblocks (ping-pong exchange). In the new ver-
sion, additional reductions are achieved by limiting the
processing to one QP for partitioned intra modes and skip-
ping the 4:4:4 format. As a consequence, 8 kB is sufficient to
store intra modes, original pixels, and reference chroma sam-
ples. Finally, the memory capacity in the compensator is re-
duced from 128 to 40 kB.
The new version of the compensator embeds 128 memory
modules instead of 64. Although the number of memory mod-
ules is doubled, the modification has no impact on their joint
capacity. Particularly, the address space of each module is
decreased by half. The modification is performed to support
the increased number of samples received from the interpola-
tor. Memories are assigned to two groups, each of which con-
sists of 64 modules. Two 8×8 sample blocks received from




















Figure 6 Half-pel filter cores for



















































































































































































Figure 7 Location of samples at the interpolator output interface in the
third (a) and the ninth (b) cycle; Dark boxes correspond to invalid data.
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The memory division into two groups allows the simplifi-
cation of the write stage. In the previous version of the archi-
tecture, the write stage shares access between three input in-
terfaces used to carry reference/interpolated, original, and
intra-predicted samples. In the new version, original/chroma
and intra-predicted samples are written into separate memory
groups. This way multiplexing is simpler, and original and
intra-predicted samples can be written in parallel.
When reference/interpolated samples are written to memo-
ries, the compensator receives a sequence of different MVs
from the MV generator. For each MV, 8×8 block is read from
one group of memories in dependence on the fractional posi-
tion of the MV.
Although the computation of residuals and SADs is per-
formed similarly as in the previous version of the architecture,
inter chroma predictions are computed in the array of dedicat-
ed interpolators, as shown in Fig. 8. The array consists of 5×4
elementary chroma interpolators depicted in Fig. 10. The in-
terpolation for a 4×4 output block is performed in successive
two clock cycles at the doubled clock. The first and the second
cycle are assigned to the horizontal and the vertical process-
ing, respectively. After the horizontal phase, the transposed
result is fed back. The transposed result of the vertical phase
is used to compute residuals in the main processing path.
As a consequence of the two-phase interpolation, inter
chroma predictions are obtained with the two-cycle delay.
The delay involves the modification of the processing order
in the main processing path. When the interpolated chroma
block is selected to compute residuals, reference samples are
taken to perform the interpolation for the following chroma
block. Original chroma samples are read from memories with
the two-cycle delay to keep the data consistency in the pipe-
line. If two RP are used, chroma processing is performed for
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Figure 9 Sample arrangement of the read 8×8 block for MV=(2,−5): a
location within search area; b block samples with their search-area
indices; c block samples read from memories with 2D memory indices;

















Figure 10 Elementary chroma interpolator.
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4 Implementation Results
4.1 Synthesis Results
All modules of the ME system are described using VHDL.
The design is validated through the comparison with results
produced by the previous version of the architecture. The syn-
thesis is performed with the Altera Quartus II software,
targeted for Arria II GX FPGA devices. The ME system is
integrated with other parts of the hardware video encoder [22],
and the whole encoder is verified in real-time conditions with the
Arria II GX device. The design can work at the base clock of
100MHz for the speed grade equal to 5. All redesignedmodules
(except the chroma interpolation) operate at the doubled clock of
200 MHz. Evaluations in hardware conditions show that the
minimal number of base-clock cycles taken for eachmacroblock
is about 200. This number includes cycles utilized for access to
external DDR2 memories (64 bits at 200 MHz) for one RP. The
achieved throughput enables 1080p@60fps encoding. When
two reference pictures are used, the minimal number of base-
clock cycles is doubled. The bottleneck of the ME system is the
interpolation and loading of reference and interpolated samples
to on-chip memories before the search process.
The design is also synthesized with Synopsys Design
Compiler using TSMC 0.13μm standard cell library. This tech-
nology allows frequencies increased to 200 and 400 MHz for
the base and doubled clock, respectively. Table 1 shows the
resource consumption for each module of the ME system be-
fore (ver. 1) and after (ver. 2) the optimization. The results are
provided for FPGA and ASIC technologies. The memory re-
sources are not taken into account. However, the new version
supports one or two reference pictures with the reduced mem-
ory size of 104.44 kB. As can be seen, the ME system con-
sumes 5.8 and 5 % more logic for ASIC and FPGA, respec-
tively. The increase is most apparent for the compensator,
where the chroma interpolator is incorporated. Although the
interpolator preceding the compensator is simplified to process
only the luma component, the modifications introduced to the
output stage increase the complexity. These two optimizations
have the opposite impact on hardware resources. Their strength
depends on the technology. The number of ALUTs is decreased
for the FPGA implementation, whereas the number of gates is
increased for the ASIC technology.
4.2 Compression Efficiency
The optimized ME system integrated in the hardware encoder
is evaluated in terms of compression efficiency for three mode
configurations specified in Table 2. The configurations corre-
spond to different limitations on the number of base-clock cy-
cles available for each macroblock. Limitations on the number
of clock cycles inferred from the intra prediction are described
in [21]. Due to the delay of the rate-distortion-based mode
decision required to generate chroma predictions (about 20 cy-
cles), the configurations allow less SPs/MVs than it stems from
the number of clock cycles available for one macroblock. Six
1080p sequences are evaluated [23]. QP is equal to 22, 27, 32,
and 37. 51 frames are coded, where only the first is intra. The
entropy mode is CAVLC. The RD-optimized mode decision is
used (the hardware encoder supports it). The search range in the
reference JM17.0 software is set to (−64, 63)×(−64, 63), two
reference frame and all intra modes are used.
The evaluation results are summarized in Table 3 in terms
of Bjontegaard Delta (Δ) Rate and PSNR [24]. PSNR is cal-
culated as the average of luma (2/3) and chroma components
(2×1/6). For the slowest configuration (800 cycles per mac-
roblock), the compression efficiency of the inter-frame coding
is lower by 4.14 % (−0.15 dB) compared to the JM.17.0 soft-
ware. The losses are mainly caused by the inaccuracy of the
coarse estimation stage. On the other hand, intra frames are
coded with negligible losses. When the temporal prediction
fails (e.g., Riverbed), the losses are slight due to the strong
impact of intra-coded macroblocks. The losses introduced in
the second configuration are mainly caused by the skipping of
the intra 4×4 prediction. The impact of the second RP is
negligible (even negative for Bluesky and Station2). The
fastest configuration (200 cycles per macroblock) introduces
additional losses (3.23 % and 0.11 dB compared to the second
Table 1 Synthesis Results for FPGA Arria II GX and TSMC 0.13 μm
Module TSMC 0.13 μm [gate] Arria II GX [ALUT]
Ver. 1 Ver. 2 Ver. 1 Ver. 2
Compensator 1×RP 53,475 57,482 7309 8191
2×RP 53,831 57,855 7377 8263
MV generator 1×RP 8291 8301 2162 2165
2×RP 10,423 10,434 2696 2699
Interpolator 67,751 70,798 6800 6659
Memory access control 3674 4207 611 715
Coarse FS 7216 7865 1316 1376
Total 1×RP 140,407 148,653 18,198 19,106
2×RP 142,895 151,159 18,800 19,712
Table 2 Mode configurations for different numbers of clock cycles per
Macroblock
Number of clock cycles
available per macroblock
200 400 800
SP/MV number 36 60 2×60
RP number 1 1 2
Intra 16×16 & chroma DC, vertical, and horizontal All All
Intra 8×8 DC, vertical, and horizontal On On
Intra 4×4 Off Off On
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configuration). They are mainly caused by the limitation of the
intra prediction to three 16×16 modes and three 8×8 modes.
This limitation is responsible for the quality drop of 0.08 dB
(2.9 % in rate), on average. Additional evaluations for the
fastest configuration using all intra modes are performed.
Compared to the fastest configuration, the compression effi-
ciency is decreased by 1.32 % (0.05 dB), on average. The
evaluations show that the impact of the decreased number of
SPs/MVs on the compression efficiency is much smaller than
the exclusion of intra modes.
4.3 Comparison
The comparison with other architectures described in the liter-
ature is presented in Table 4. All architectures support variable-
size blocks and hierarchical search, and they are synthesized
with either 0.18 or 0.13μm technology. Their clock frequencies
are in the range from 100 to 200 MHz. However, the optimi-
zations introduced to the new version of the proposed architec-
ture increase clock frequencies of some modules to 400 MHz.
The optimizations allow the highest throughput and the support
for 2160p@30fps. The new and old versions of the proposed
architecture implement the combination of the hierarchical
search and the adaptive Multi-Path Search allowing more
compression-efficient coding when considering 1080p videos.
The proposed architecture has also several other advantages
over referenced designs. Firstly, the architecture enables scal-
able and adaptive computations with the ability to apply differ-
ent search strategies on the fine level. Secondly, the design is
suitable for the RD analysis of a number of MVs and partition
modes since the fractional-accuracy motion estimation is per-
formed at the same macroblock stage as the RD-based mode
decision (+0.5 dB compared to SA(T)D-based mode decision).
Thirdly, actual MV predictors are used to estimate costs of
various MVs at the fine level, whereas the mode of the left
macroblock is not available in other designs due to the
macroblock-oriented pipeline (neglected quality losses).
Fourthly, the dedicated check of the skip mode (conditioned
by the actual MV predictor) improves significantly the com-
pression efficiency compared to other designs (+1.5 dB).
Fifthly, the compensation for intra and chroma (4:2:2 and
4:2:0 formats) modes are supported. In the referenced designs,
these operations are performed outside the motion estimation
and compensation system.
The both versions of the proposed architecture require the
lowest gate count compared to other designs. The resource
Table 3 RD performance of the
ME system for different numbers
of clock cycles per Macroblock
vs. JM.17.0
Sequence Number of clock cycles per macroblock
800 400 200
ΔRate [%] ΔPSNR [dB] ΔRate [%] ΔPSNR [dB] ΔRate [%] ΔPSNR [dB]
Bluesky 7.02 −0.29 9.41 −0.33 10.66 −0.43
Pedestrian area 2.94 −0.11 5.70 −0.17 11.12 −0.34
Riverbed 0.42 −0.02 2.00 −0.07 8.40 −0.32
Station2 2.78 −0.12 4.93 −0.14 5.49 −0.17
Sunflower 6.52 −0.21 7.69 −0.26 7.39 −0.24
Tractor 5.13 −0.18 5.83 −0.20 8.33 −0.28
Average 4.14 −0.15 5.79 −0.19 8.56 −0.30
Table 4 Comparison of motion estimation architectures
Design Ver. 1 [18] Ver. 2 Warrington [12] Lin [13] Liu [14] Yin [15] Zhang [16]
Technology [μm] TSMC 0.13 TSMC 0.13 TSMC 0.18 TSMC 0.13 TSMC 0.18 SMIC 0.18 0.18
Clock freq. [MHz] 200 200 & 400 155 129 200 200 117
Gate count [k] 143 169 556 283 689 260 238















Video format 1080p/720p@30fps 2160p@30/15fps 1080p@30fps 1080p@60fps 1080p@30fps 1080p@30fps 720p@30fps














Block sizes 16×16–8×8 16×16–8×8 16×16–4×4 16×16–4×4 16×16–8×8 16×16–8×8 16×16–8×8
MVaccuracy ¼-pixel ¼-pixel 1-pixel ¼-pixel ¼-pixel ¼-pixel ¼-pixel
Number of RPs 1/2 1/2 5 1 1 2 1
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consumption makes the proposed architecture more suitable for
FPGA than other designs since FPGA devices usually embed
much more memories with respect to logic resources. However,
the architecture can also be implemented in ASIC at the cost of
more complex placement and routing. The memory cost of the
two versions of the proposed architecture is higher compared to
two other designs [12, 13]. The architecture having the smallest
memory cost [13] does not take into account the cost of buffers
for current/original macroblock.Moreover, access to the external
DDRmemory is highly inefficient on account of short bursts and
subsampling, and the design is limited to one reference picture.
In the new version of the proposed architecture, 40 kB are need-
ed to store two interpolated luma search areas, not-interpolated
chroma samples, original samples, and intra predictions. The
capacity of 64 kB is indispensible to store 16 coarse-level mac-
roblock lines if the support for 2160p videos is required. The
capacity can be reduced to 32 kB for 1080p resolutions.
5 Conclusion
The architecture supporting the adaptive computationally-
scalable ME is optimized. The throughput of the coarse esti-
mator, the memory access controller, the interpolator, and the
write stage in the compensator is doubled by increasing the
clock frequency and the parallel processing. Since the chroma
interpolation follows the search process, the minimal number
of clock cycles assigned to one macroblock is additionally
decreased by half. Moreover, the memory size is reduced from
160.44 to 104.44 kB. The new version of the ME system
consumes 5.8 and 5 % more logic for ASIC and FPGA, re-
spectively. The implementation in the medium-cost FPGA
(Arria II GX) allows 1080p@60fps. The ASIC implementa-
tion can support 2160p@30fps. The results prove that the
optimized architecture significantly improves the hardware
efficiency. The proposed design techniques can be applied to
architectures developed for H.265/HEVC [25].
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